I.MX6UL add spi device in u-boot use ECSPI3,
//#ifdef CONFIG_ST7789_SPI
static iomux_v3_cfg_t const spi3_st7789_init[] = {
MX6_PAD_UART2_TX_DATA__ECSPI3_SS0 | MUX_PAD_CTRL
(SPI_PAD_CTRL),
MX6_PAD_UART2_RX_DATA__ECSPI3_SCLK | MUX_PAD_CTRL
(SPI_PAD_CTRL),
MX6_PAD_UART2_RTS_B__ECSPI3_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
MX6_PAD_UART2_CTS_B__ECSPI3_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
};
void st7789_init_board(void)
{
imx_iomux_v3_setup_multiple_pads(spi3_st7789_init, ARRAY_SIZE
(spi3_st7789_init));
printf("imx_iomux_v3_setup_multiple_pads\r\n");
enable_cspi_clock(1,2);
}
******************************************************************************************
and call the spi_xfer() int uboot/drivers/spi/mxs_spi.c
when I burn the image into target
the error is "spi_xchg_single: Timeout!"
I find this error in the spi_xchg_single,
so add some printf in the spi_xchg_single
printf("regs->rxdata =%x\n",(int)®s->rxdata);
printf("regs->cfg =%x\n",(int)®s->cfg);
burn it and the log is
regs->rxdata =2010000
regs->cfg =201000c
I check the processer pdf, find the resigter is right.
I detect the spi config pin by Oscilloscope, but do not have any wave form.
How can I solve the problem?
Hi jarvis
for i.MX6UL and eCSPI uboot/drivers/spi/mxc_spi.c should be used,
mxs_spi.c is i.MX23/28 driver.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi igor
Thank you reply, I use uboot/drivers/spi/mxc_spi.c , the question still like the one above!
Best regards
jarvis
If you're using a different ecspi bus, make sure you have enabled the clock for it in u-boot !
i.e.
static void setup_spi(void)
{
u32 reg;
struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
// Enable ECSPI3 clocks
reg = readl(&ccm->CCGR1);
reg |= 0x30;
writel(reg, &ccm->CCGR1);
}