SoloX NVCC_HIGH and NVCC_LOW SD3

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

SoloX NVCC_HIGH and NVCC_LOW SD3

跳至解决方案
1,167 次查看
scottgauche
Contributor I

Hi,

If the SD3 interface is not used, is it okay to leave NVCC_HIGH and NVCC_LOW unpowered?

The only note I can find about leaving these unpowered is note 7 on page 26 of IMX6SXIEC data sheet that states:

"All digital I/O supplies (NVCC_xxxx) must be powered under normal conditions whether the associated I/O pins are in use or not and associated IO pins need to have a Pullup or Pulldown resistor applied to limit any floating gate current."

But this note doesn't reference NVCC_HIGH and NVCC_LOW.

Thanks,

Scott

标签 (1)
标记 (4)
0 项奖励
回复
1 解答
990 次查看
igorpadykov
NXP Employee
NXP Employee

no, power for NVCC_LOW should be 1.8V

在原帖中查看解决方案

0 项奖励
回复
4 回复数
990 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Scott

expression "All digital I/O supplies (NVCC_xxxx) must be powered.."

relates to all power supplies beginning with NVCC_, so NVCC_HIGH and NVCC_LOW

should be powered too.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
990 次查看
scottgauche
Contributor I

Thanks Igor,

Is it okay to power both NVCC_HIGH and NVCC_LOW at the same voltage (3.3V in our application)?

-Scott

0 项奖励
回复
991 次查看
igorpadykov
NXP Employee
NXP Employee

no, power for NVCC_LOW should be 1.8V

0 项奖励
回复
990 次查看
scottgauche
Contributor I

Bump

0 项奖励
回复