MMU page table location

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

MMU page table location

跳至解决方案
1,640 次查看
elijahbrown
Contributor III

I've noticed that in the Freescale bare metal SDK, the MMU's page table is located in the first 16k of OCRAM starting at 0x900000.  If you look at the processor reference manual for IMX6D/Q however, in figure 8.3 it shows the MMU table starting at 0x938000.  Obviously the SDK works so it seems like the manual is wrong, but I'd like to get clarification on this.  Thanks! 

标签 (2)
0 项奖励
回复
1 解答
1,456 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Elijah

for i.MX6QD OCRAM range is 0x900000-0x93FFFF,

MMU can be assigned to any address, this depends on application.

iROM use one ranges, SDK other, Linux may have another choices.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,457 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Elijah

for i.MX6QD OCRAM range is 0x900000-0x93FFFF,

MMU can be assigned to any address, this depends on application.

iROM use one ranges, SDK other, Linux may have another choices.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
1,456 次查看
elijahbrown
Contributor III

Ok I see, I missed the line where it writes the address to TTBR0.  Thanks. 

0 项奖励
回复