I am using i.MX6ULL, the kernel version is 4.1.15, DMA is enabled by default, and now I want to improve the performance of spi.
1. imx6ull starts to send data, after the cs pin pulls the bottom after 36us, the clk signal comes out.
2. After receiving the data, wait for 36us to pull up the cs pin.
3. Continuously send data, the two transf intervals are longer, about 160us.
I want to reduce these intervals, what should I do?
Hi 扬 杨
one can try to use M4 core and MX6ULL FreeRTOS SDK2.2 for ecspi tasks,
Windows Installer: MCUXpresso SDK2.2 for i.MX 6ULL
also nxp has special service for helping customers with specific customizations
and performance improvements:
NXP Professional Services | NXP
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------