How to config MIPI DSI clock and data rate on imx8mq?

[cs_lin]

hi all:

Now we are porting a 5" LCM on imx8mq playform with LCDIF. we got panel timing data as below, and vendor stated that is base on mipi bit rate 540MHz

display-timings {
      timing {
         clock-frequency = <63000000>;
         hactive = <720>;
         vactive = <1280>;
         hfront-porch = <12>;
         hsync-len = <12>;
         hback-porch = <24>;
         vfront-porch = <10>;
         vsync-len = <20>;
         vback-porch = <20>;
         hsync-active = <0>;
         vsync-active = <0>;
         de-active = <0>;
         pixelclk-active = <0>;
   };
};

After we apply this timing config, we can't see nothing on panel. Vendor request us to change MIPI DSI clock and data rate to meet 540MHz base, so how can I make it? Please help advise the details.

I found below setting in Nwl-dsi.c. Is it what I am looking for? I can change it randomly? or any rule to calculate these values?

/* Possible valid PHY reference clock rates*/
static u32 phyref_rates[] = {
         27000000,
         25000000,
         24000000,
};

Also, in Fsl-imx8mq.dtsi, we have below

mipi_dsi_bridge: mipi_dsi_bridge@30A00000 {
               #address-cells = <1>;
               #size-cells = <0>;
               compatible = "nwl,mipi-dsi";
               reg = <0x0 0x30A00000 0x0 0x400>;
               interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
               clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>,
                              <&clk IMX8MQ_CLK_DSI_AHB>,
                              <&clk IMX8MQ_CLK_DSI_IPG_DIV>,
                              <&clk IMX8MQ_VIDEO_PLL1>;
               clock-names = "phy_ref", "rx_esc", "tx_esc", "video_pll";
               assigned-clocks = <&clk IMX8MQ_CLK_DSI_AHB>;
               assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
               assigned-clock-rates = <80000000>;
               phys = <&mipi_dsi_phy>;
               phy-names = "dphy";
               no_clk_reset;
               status = "disabled";

               port@0 {
               mipi_dsi_bridge_in: endpoint {
                        remote-endpoint = <&mipi_dsi_out>;
               };
   };
};

Or I should modify these clock config to meet mipi dsi data rate and clock I need? (540MHz). I can find indevalues of these clock definition, but ow can I map these clock definition to real valuse? Please help advise, thanks!!

thanks

CS

[joanxie]

for clock settings, maybe you can refer to the document as below
https://community.nxp.com/docs/DOC-345307 

[cs_lin]

hi Joan:

Yes, I can calculate pixelclock, bit_clk according resolution, fps and color format, but what's the relationship between clock of D-PHY PLL and pixelclock, bit-clk? is there more explanation for how D-PHY PLL can generate the clock that panel required?

thanks

CS

[joanxie]

bit_clk = pixel clock * bits per pixel / number of lanes, for pll and data lane, you can refer to the chapter 13.6.3 PLL and Clock Lane Connection of Reference Manual, for PMS, you can refer to the source code:

sec_mipi_dphy_ln14lpp.h\imx\drm\gpu\drivers - linux-imx - i.MX Linux kernel 

you can set the clock in the dts file according to the document