Delay between two bytes in SPI data transfer in iMX6UL

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Delay between two bytes in SPI data transfer in iMX6UL

3,255件の閲覧回数
krunalk
Contributor II

Hello,

While transferring data from iMX6UL to slave device using  SPI, we are getting unnecessary pause between two bytes.

We have used ecspi3 in DMA mode and clock speed is 10MHz.

If transfer time for one byte is 800ns then pause between two bytes is half of this time i.e 400ns. If we increase/decrease clock speed then pause time is changing accordingly but half of the single byte transfer time.

Please see attached image.

How to reduce/remove this unnecessary delay between two bytes, please guide.

Thanks.

ラベル(1)
タグ(5)
0 件の賞賛
1 返信

1,744件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Krunal

please check similar problem on

Obtaining advertised ECSPI timing on SS_B 

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------