NT3H2111/2211, SRAM_MIRROR_BLOCK , I2C to NFC address translation

[cabletie]

Hi, Hope you are doing well.

I am utilizing the Explorer kit with the NT3H2111/2211 chip interfaced
via I2C with a Microchip PIC18F2580.
Successful accomplishments include:
- write/read SRAM
- Tag EEPROM configured with NDEF message
- My Tag NDEF message read with NXP NFC interface Android Apps:

     "NFC Tools" and "NTAG I2C Demo".

Futher to this I'm considering using SRAM for payload, but have a question.
In the NT3H2111/2211 Datasheet, page 61/82 and 62/82, Table 38 shows SRAM
being Mirrored to NFC-side address 0x04 ( SRAM_MIRROR_BLOCK = 0x01 ).
May I please have clarification of Table 13, page 32/82, SRAM_MIRROR_BLOCK
Description on HOW the SRAM_MIRROR_BLOCK value translates into the NFC-side
address? i.e. will a single value increment of the SRAM_MIRROR_BLOCK translate
into a single value increment of the NFC-side address?
For Example:
I2C value : NFC-side
       0x01 : 0x04
       0x02 : 0x05
       0x03 : 0x06
       0x04 : 0x07
... etc

If not, please elaborate.
Thank you in advance.  ((figured I'd ask prior to making assumptions))

[fangfang]

Hello,

The SRAM_MIRROR_BLOCK value must be interpreted in terms of 16-byte blocks. So if you are setting this value to 0x01, the SRAM contents will be mirrored in the pages 0x04 to 0x13 from the NFC perspective (16 pages x 4 bytes = 64 bytes).

Hope it help you. Have a nice day.

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-----------------------------------------------------------------------------

[cabletie]

Edit: to add attachment.

Thank you for your reply, I found it informative and helpful; however, I still need

clarification on HOW the SRAM_MIRROR_BLOCK address value TRANSLATES

into the NFC side address.    The datasheet only indicates the NFC-side address

as 0x04 for the I2C side address value of 0x01.   (the page(s) size/block size not-with-standing)

So, when the SRAM_MIRROR_BLOCK address value is 0x01 the NFC side address is 0x04;

but how about when the SRAM_MIRROR_BLOCK

address value is set to 0x02? -->  what does the NFC-side address value become?   and for

address value is set to 0x03? -->  what does the NFC-side address value become?  etc.

I guess basically I am asking how far (address value increments) does the

NFC-side beginning SRAM byte move (address-wise)  for a SRAM_MIRROR_BLOCK value change?

I hope this helps to understand my question. Perhaps the attached picture will help?

 ((  I suppose it goes without saying a hole in the memory OR the end of the

memory bound needs to be respected when moving the SRAM location toward

the end of the SECTION. ))