S32K14x _ The high-speed SPI clock waveform is abnormal

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32K14x _ The high-speed SPI clock waveform is abnormal

Jump to solution
986 Views
wuxianlong
Contributor III

Hi,all

IDE : S32 Design Studio for ARM Version 2018.R1. SDK :3.0.0
I use high-speed SPI with 10MHz,  the clock waveform is abnormal. 
1、when using SPI + Int with 10Mhz, PCS continuous
 why is it a 4-byte cluster ? is it because of FIFO
 ?

企业微信截图_16807581357987.png

The eighth bit clock was changed ,get lonnger or shorter,why?

企业微信截图_16807537327422.png企业微信截图_16807537556163.png

1、when using SPI + DMA with 10Mhz, PCS continuous

Why is there a delay after the data is sent? and the -O1 optimize can delete the delay. 

dma.png

 

BRs,

xianlong

0 Kudos
Reply
1 Solution
938 Views
danielmartynek
NXP TechSupport
NXP TechSupport

Hi @wuxianlong,

In the interrupt mode, there is a significant process overhead and the driver is not able to write the FIFO in time.

According to the release notes of the SDK, it has been tested at -O1 only.

We can't guarantee its functionality at different optimization levels.

danielmartynek_0-1681202518546.png

What is the functional clock of the LPSPI module?

Is it really 80MHz?

It must be less or equal to the BUS_CLK.

danielmartynek_1-1681202608754.png

 

Regards,

Daniel

View solution in original post

0 Kudos
Reply
3 Replies
939 Views
danielmartynek
NXP TechSupport
NXP TechSupport

Hi @wuxianlong,

In the interrupt mode, there is a significant process overhead and the driver is not able to write the FIFO in time.

According to the release notes of the SDK, it has been tested at -O1 only.

We can't guarantee its functionality at different optimization levels.

danielmartynek_0-1681202518546.png

What is the functional clock of the LPSPI module?

Is it really 80MHz?

It must be less or equal to the BUS_CLK.

danielmartynek_1-1681202608754.png

 

Regards,

Daniel

0 Kudos
Reply
933 Views
wuxianlong
Contributor III

Hi, @danielmartynek 
    
   Thank you for your help.I was very confused that the eighth bit clock was delayed for a long time and I was using the second edge.7.png
4.png
Regards,
 xianlong

0 Kudos
Reply
982 Views
wuxianlong
Contributor III

My configuration,and test Code


企业微信截图_16807536505135.png

企业微信截图_1680759819777.png

BRs,

0 Kudos
Reply