Oscillator and SPLL guidelines S32K144

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Oscillator and SPLL guidelines S32K144

1,525 次查看
christofferjärl
Contributor II

I have been going through  the RM to understand and read about clocks.

But one thing i don't get is:

OSC_SPLL_GL.jpg

I can't see any of this applied in the examples using SOSC and SPLL (clocks_and_modes.c)

When does this apply? Is it not important?

标记 (2)
0 项奖励
回复
2 回复数

1,316 次查看
carmelo_salva
Contributor I

Hi,

I've a question regarding the topic.

Since I'm using 8 MHz externl crystal, I've configured the SCG_SOSCCFG[RANGE] = 10 (Medium frequency range selected for the crystal oscillator of 4 MHz to 8 MHz) even if the SPLL is selected as reference clock (SCG_RCCR[SCS] = 6 System PLL).

Every seems to work correctly.

What are the possible side-effect?

Is it a wrong configuration for RM 28.1.2?

Regards,

Carmelo

0 项奖励
回复

1,316 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Chris,
Please follow the reference manual.
The examples are rather simple.

Regards,
Daniel

0 项奖励
回复