LS1046A - Boot until "Welcome to LS1046 BL31 Phase" then the board hangs

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LS1046A - Boot until "Welcome to LS1046 BL31 Phase" then the board hangs

ソリューションへジャンプ
3,606件の閲覧回数
maxime_guillot
Contributor III

Hello,

I am trying to bring up a custom board with the LS1046A.

The boot source is set to the SD Card.

The boot process is starting until "Welcome to LS1046 BL31 Phase" then the board hangs.

maxime_guillot_0-1601368767686.png

 

What could be the possible root cause for this behaviour?

0 件の賞賛
返信
1 解決策
3,477件の閲覧回数
maxime_guillot
Contributor III

Hello,

So, I finally found where was the error without help of NXP.

To boot on LS1046 with different DDR4:

- RCW => modify following your HW

- TFA => - DDR_INIT to modify with your HW

               - PLATFORM_DEF to modify with your HW

- UBOOT => -DDR.C to modify with your HW

and:

     - Modify LS1046.c to disable (delete) PMIC related configuration AND I2C PCA configuration!!!!!

Then it can boot!

元の投稿で解決策を見る

7 返答(返信)
3,478件の閲覧回数
maxime_guillot
Contributor III

Hello,

So, I finally found where was the error without help of NXP.

To boot on LS1046 with different DDR4:

- RCW => modify following your HW

- TFA => - DDR_INIT to modify with your HW

               - PLATFORM_DEF to modify with your HW

- UBOOT => -DDR.C to modify with your HW

and:

     - Modify LS1046.c to disable (delete) PMIC related configuration AND I2C PCA configuration!!!!!

Then it can boot!

3,305件の閲覧回数
suezure
Contributor II

Hello,

My custom LS1088A board hangs in "Welcome to LS1088 BL31 Phase" just like yours.

Actually I used 5 DDRs soldered on board(1 as ECC) and I tried initiate DDR with MOCK DIMM way in ddr_init.c file. Which way did you boot up board?

0 件の賞賛
返信
3,522件の閲覧回数
maxime_guillot
Contributor III

Hello ufedor,

Our DDR4 design is fully validated by Code Warrior DDR tool.

Our DDR4 design passed the stress test.

But still not able to load U-Boot image. What other thing can be wrong?

Thank you

0 件の賞賛
返信
3,597件の閲覧回数
maxime_guillot
Contributor III

With Debug level to Infos:

maxime_guillot_0-1601384271862.png

 

0 件の賞賛
返信
3,570件の閲覧回数
ufedor
NXP Employee
NXP Employee

Just a note - it is reasonable to provide logs as text files (not pictures).

From the log it is possible to assume that DR SDRAM is not operational.

Have you used CodeWarrior QCVS DDR Tool to check/optimize the DDR controller settings?

0 件の賞賛
返信
3,567件の閲覧回数
maxime_guillot
Contributor III

Hello,

I don't use QCVS DDR Tool.

If DR SDRAM is not operational, it won't go through BL2 and BL31, right?

Thanks

0 件の賞賛
返信
3,554件の閲覧回数
ufedor
NXP Employee
NXP Employee

Address 0x82000000 corresponds to the default load address of U-Boot image in the SDRAM.

Please use CodeWarrior to test the SDRAM functionality.

0 件の賞賛
返信