LS1046A - Boot until "Welcome to LS1046 BL31 Phase" then the board hangs

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

LS1046A - Boot until "Welcome to LS1046 BL31 Phase" then the board hangs

跳至解决方案
3,607 次查看
maxime_guillot
Contributor III

Hello,

I am trying to bring up a custom board with the LS1046A.

The boot source is set to the SD Card.

The boot process is starting until "Welcome to LS1046 BL31 Phase" then the board hangs.

maxime_guillot_0-1601368767686.png

 

What could be the possible root cause for this behaviour?

0 项奖励
回复
1 解答
3,478 次查看
maxime_guillot
Contributor III

Hello,

So, I finally found where was the error without help of NXP.

To boot on LS1046 with different DDR4:

- RCW => modify following your HW

- TFA => - DDR_INIT to modify with your HW

               - PLATFORM_DEF to modify with your HW

- UBOOT => -DDR.C to modify with your HW

and:

     - Modify LS1046.c to disable (delete) PMIC related configuration AND I2C PCA configuration!!!!!

Then it can boot!

在原帖中查看解决方案

7 回复数
3,479 次查看
maxime_guillot
Contributor III

Hello,

So, I finally found where was the error without help of NXP.

To boot on LS1046 with different DDR4:

- RCW => modify following your HW

- TFA => - DDR_INIT to modify with your HW

               - PLATFORM_DEF to modify with your HW

- UBOOT => -DDR.C to modify with your HW

and:

     - Modify LS1046.c to disable (delete) PMIC related configuration AND I2C PCA configuration!!!!!

Then it can boot!

3,306 次查看
suezure
Contributor II

Hello,

My custom LS1088A board hangs in "Welcome to LS1088 BL31 Phase" just like yours.

Actually I used 5 DDRs soldered on board(1 as ECC) and I tried initiate DDR with MOCK DIMM way in ddr_init.c file. Which way did you boot up board?

0 项奖励
回复
3,523 次查看
maxime_guillot
Contributor III

Hello ufedor,

Our DDR4 design is fully validated by Code Warrior DDR tool.

Our DDR4 design passed the stress test.

But still not able to load U-Boot image. What other thing can be wrong?

Thank you

0 项奖励
回复
3,598 次查看
maxime_guillot
Contributor III

With Debug level to Infos:

maxime_guillot_0-1601384271862.png

 

0 项奖励
回复
3,571 次查看
ufedor
NXP Employee
NXP Employee

Just a note - it is reasonable to provide logs as text files (not pictures).

From the log it is possible to assume that DR SDRAM is not operational.

Have you used CodeWarrior QCVS DDR Tool to check/optimize the DDR controller settings?

0 项奖励
回复
3,568 次查看
maxime_guillot
Contributor III

Hello,

I don't use QCVS DDR Tool.

If DR SDRAM is not operational, it won't go through BL2 and BL31, right?

Thanks

0 项奖励
回复
3,555 次查看
ufedor
NXP Employee
NXP Employee

Address 0x82000000 corresponds to the default load address of U-Boot image in the SDRAM.

Please use CodeWarrior to test the SDRAM functionality.

0 项奖励
回复