DMA maximum transfer count using nested transfers

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

DMA maximum transfer count using nested transfers

跳至解决方案
1,417 次查看
mattyd
Contributor I

Hi,

 

I am using the PK60N512VMD100 tower with processor expert.

 

I have created a module that uses the DMA to transfer n 16-bit ADC samples to memory. I have set value in data size of the DMATransfer_LDD (which seems to be for the minor loop register) to 2 and transfer count of transfer control to be n. When I choose a value greater than 256, the memory buffers are not filled by the DMA beyond the 256th entry in memory.

 

It seems that the CITER register related to the major loop register is only 8-bits wide. However, documentation states that it can be as many as 14-bits wide if channel linking is not used on the DMA. Is there an explanation for this? Or am I misreading the K60 manual.

 

Thanks,

Matty D

标签 (1)
标记 (1)
0 项奖励
1 解答
1,098 次查看
ProcessorExpert
Senior Contributor III

Hello,

 

we are aware of this problem, the fix would be published soon within CW V10.2 update.

 

In mean-time you can use the hot-fix that I have sent you direcly by email. The forum does not allow me to upload large files.

 

best regards
Vojtech Filip
Processor Expert Support Team

在原帖中查看解决方案

0 项奖励
3 回复数
1,099 次查看
ProcessorExpert
Senior Contributor III

Hello,

 

we are aware of this problem, the fix would be published soon within CW V10.2 update.

 

In mean-time you can use the hot-fix that I have sent you direcly by email. The forum does not allow me to upload large files.

 

best regards
Vojtech Filip
Processor Expert Support Team

0 项奖励
1,098 次查看
mattyd
Contributor I

So I gave it a try and the hot fix solved this problem.

 

Thanks!!

 

Matty D

0 项奖励
1,098 次查看
mattyd
Contributor I

Thanks, I will give it a try.

 

Matthew

0 项奖励