All system memory, including System RAM, TCM and externally
connected DDR SRAM is visible to all A53 and M4 cores, thus the simplest
way of communication between the on-chip cores is via shared memory.
However, there is no recommended API to adhere. Customers are free
to select whatever they find most appropriate for their applications.