Hardware reset for CLRC663

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Hardware reset for CLRC663

324件の閲覧回数
Danz1
Contributor III

Hi,

May I know the maximum time interval that the IC will be ready after PDOWN transits from High to Low? 

Danz1_0-1678790254257.png

Thanks.

 

Rgds

Danz

 

0 件の賞賛
1 返信

307件の閲覧回数
KellyLi
NXP TechSupport
NXP TechSupport

Hello @Danz1 

Thanks for contacting us and interested in the NXP products.
I also haven't been able to find any specific data for the time intervals, which would be hard to test out. But it shouldn't be very long, more than 10 microseconds should be fine.
Anyway, I'll consult with the R&D team for that. I'll keep update you if any news.


To update this case, you may reply by email.
To provide confidential information or attachments, you may add that online.

Please login to our NXP technical support portal:
https://support.nxp.com/s/case/5002p00002s3jrPAAQ

The portal allows access to the full details of the case, including the previous communication.

Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.

Best regards,
Kelly
Technical Support
NXP Semiconductor

0 件の賞賛