MPC5744P FCCU, what is SMPU mismatch(NCF[71]) mean?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MPC5744P FCCU, what is SMPU mismatch(NCF[71]) mean?

ソリューションへジャンプ
1,064件の閲覧回数
Jamber_H
Contributor III
Hi, I enabled the NCF[71], "SMPU transaction monitor mismatch", and its error action is set as "Long Reset". When CPU try to access an address without permission, it reset directly and no IVORx triggered. If I disabled the NCF[71], when CPU try to access a same address, it triggered IVOR2, "data storage exception". So what's relationship between "SMPU transaction monitor mismatch" and "access an address without permission"? and why no IVORx triggered if NCF[71] are enabled?
0 件の賞賛
返信
1 解決策
1,056件の閲覧回数
petervlna
NXP TechSupport
NXP TechSupport

Hello,

Hi, I enabled the NCF[71], "SMPU transaction monitor mismatch", and its error action is set as "Long Reset". When CPU try to access an address without permission, it reset directly and no IVORx triggered.

Correct behavior. IVOR is not triggered as the FCCU module triggers reset once the fault signal from SMPU to FCCU is active. As you have configured.

If I disabled the NCF[71], when CPU try to access a same address, it triggered IVOR2, "data storage exception". So what's relationship between "SMPU transaction monitor mismatch" and "access an address without permission"? and why no IVORx triggered if NCF[71] are enabled?

Also correct. How you want to service IVOR if the device is set to trigger reset on such event.

Simply makes no sense.

What are you trying to achieve here?

Best regards,

Peter

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,057件の閲覧回数
petervlna
NXP TechSupport
NXP TechSupport

Hello,

Hi, I enabled the NCF[71], "SMPU transaction monitor mismatch", and its error action is set as "Long Reset". When CPU try to access an address without permission, it reset directly and no IVORx triggered.

Correct behavior. IVOR is not triggered as the FCCU module triggers reset once the fault signal from SMPU to FCCU is active. As you have configured.

If I disabled the NCF[71], when CPU try to access a same address, it triggered IVOR2, "data storage exception". So what's relationship between "SMPU transaction monitor mismatch" and "access an address without permission"? and why no IVORx triggered if NCF[71] are enabled?

Also correct. How you want to service IVOR if the device is set to trigger reset on such event.

Simply makes no sense.

What are you trying to achieve here?

Best regards,

Peter

0 件の賞賛
返信
538件の閲覧回数
JC2
Contributor I

Hi, I don't really understand what is "SMPU transaction monitor mismatch". Could you explain it in detail? Thank you very much.

0 件の賞賛
返信