Generating phase-shift PWM signal with SCTimer/PWM module

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Generating phase-shift PWM signal with SCTimer/PWM module

Generating phase-shift PWM signal with SCTimer/PWM module

The documentation discusses how to generate phase-shift PWM signals based on SCTimer/PWM module, the code is developed based on MCUXpresso IDE version 10.3 and LPCXpresso5411x board.

The LPC family has SCTimer/PWM module and CTimer modules, both of them can generate PWM signals, but only the SCTimer/PWM module  can generate phase-shift PWM signals.

In the code, only the match registers are used to generate events, I/O signals are not used. 

The match0 register is set up as (SystemCoreClock/100), which determines the PWM signal frequency.

The the match1 register is set up as 0x00, which generate event1.

The the match2 register is set up as (SystemCoreClock/100)/2;, which generate event2.

The duty cycle is (SystemCoreClock/100)/2-0x00= (SystemCoreClock/100)/2, which is 50% duty cycle, the cycle time is (SystemCoreClock/100).

The event1 sets the SCT0_OUT1, event2 clears the SCT0_OUT1, so SCT0_OUT1 has 50% duty cycle.

The the match3 register is set up as (SystemCoreClock/100)/4;, which generate even3.

The the match4 register is set up as 3*(SystemCoreClock/100)/4, which generate event4.

The duty cycle is 3*(SystemCoreClock/100)/4  -  (SystemCoreClock/100)/4= (SystemCoreClock/100)/2, which is 50% duty cycle.

The event3 sets the SCT0_OUT2, event4 clears the SCT0_OUT2, so SCT0_OUT2 has 50% duty cycle.

The phase shift is (SystemCoreClock/100)/4 - 0x00= (SystemCoreClock/100)/4, which corresponds 90 degree phase shift.

PWM initilization code:

//The SCT0_OUT1 can output PWM signal with 50 duty cycle from PIO0_8 pin
//The SCT_OUT2 can output PWM signal with 50 duty cycle fron PIO0_9 pin
//The SCT0_OUT1 and SCT0_OUT2 PWM signal has 90 degree phase shift.

void SCT0_PWM(void)
{
    SYSCON->AHBCLKCTRL[1]|=(1<<2); //SET SCT0 bit
    SCT0->CONFIG = (1 << 0) | (1 << 17); // unified 32-bit timer, auto limit
    SCT0->SCTMATCHREL[0] = SystemCoreClock/100; // match 0 @ 100 Hz = 10 msec
    SCT0->EVENT[0].STATE = 0xFFFFFFFF; // event 0 happens in all states


    //set event1
    SCT0->SCTMATCHREL[1]=0x00;
    SCT0->EVENT[1].STATE = 0xFFFFFFFF; // event 1 happens in all states
    SCT0->EVENT[1].CTRL = (1 << 12)|(1<<0); // match 1 condition only

    //set event2
    SCT0->SCTMATCHREL[2]=(SystemCoreClock/100)/2;
    SCT0->EVENT[2].STATE = 0xFFFFFFFF; // event 2 happens in all states
    SCT0->EVENT[2].CTRL = (1 << 12)|(2<<0); // match 2 condition only

    //set event3
    SCT0->SCTMATCHREL[3]=(SystemCoreClock/100)/4;
    SCT0->EVENT[3].STATE = 0xFFFFFFFF; // event 3 happens in all states
    SCT0->EVENT[3].CTRL = (1 << 12)|(3<<0); // match 3 condition only

    //set event4
    SCT0->SCTMATCHREL[4]=3*(SystemCoreClock/100)/4;
    SCT0->EVENT[4].STATE = 0xFFFFFFFF; // event 4 happens in all states
    SCT0->EVENT[4].CTRL = (1 << 12)|(4<<0); // match 4 condition only

    //PWM output1 signal
    SCT0->OUT[1].SET = (1 << 1); // event 1 will set SCT1_OUT0
    SCT0->OUT[1].CLR = (1 << 2); // event 2 will clear SCT1_OUT0
    SCT0->RES |= (3 << 2); // output 0 toggles on conflict

    //PWM output2 signal
    SCT0->OUT[2].SET = (1 << 3); // event 3 will set SCT1_OUT0
    SCT0->OUT[2].CLR = (1 << 4); // event 4 will clear SCT1_OUT0
    SCT0->RES = (3 << 4); // output 0 toggles on conflict

    //PWM start
    SCT0->CTRL &= ~(1 << 2); // unhalt by clearing bit 2 of the CTRL
}

Pin initialization code:

//PIO0_8 PIO0_8 FC2_RXD_SDA_MOSI SCT0_OUT1 CTIMER0_MAT3
//PIO0_9 PIO0_9 FC2_TXD_SCL_MISO SCT0_OUT2 CTIMER3_CAP0 - FC3_CTS_SDA_SSEL0

void SCTimerPinInit(void)
{
    //Enable the     SCTimer clock
    SYSCON->AHBCLKCTRL[0]|=(1<<13); //set IOCON bit


    //SCTimer pin assignment

    IOCON->PIO[0][8]=0x182;
    IOCON->PIO[0][9]=0x182;
    IOCON->PIO[0][10]=0x182;


}

Main Code:

#include <stdio.h>
#include "board.h"
#include "peripherals.h"
#include "pin_mux.h"
#include "clock_config.h"
#include "LPC54114_cm4.h"

void SCT0_Init(void);
void SCTimerPinInit(void);
void P1_9_GPIO(void);
void SCT0_PWM(void);

int main(void) {
      /* Init board hardware. */
    BOARD_InitBootPins();
    BOARD_InitBootClocks();
    BOARD_InitBootPeripherals();

    printf("Hello World\n");
   // SCT0_Init();
   // P1_9_GPIO();

    SCTimerPinInit();
    SCT0_PWM();
    /* Force the counter to be placed into memory. */
    volatile static int i = 0 ;
    /* Enter an infinite loop, just incrementing a counter. */
    while(1) {
        i++ ;
    }
    return 0 ;
}

pastedImage_4.png

The Yellow channel is PIO0_8 pin output signal, which is SCT0_OUT1 PWM output signal.

The Bule channel is PIO0_9 pin output signal, which is SCT0_OUT2 PWM output signal.

%3CLINGO-SUB%20id%3D%22lingo-sub-1102461%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EGenerating%20phase-shift%20PWM%20signal%20with%20SCTimer%2FPWM%20module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1102461%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThe%20documentation%20discusses%20how%20to%20generate%20phase-shift%20PWM%20signals%20based%20on%20SCTimer%2FPWM%20module%2C%20the%20code%20is%20developed%20based%20on%20MCUXpresso%20IDE%20version%2010.3%20and%20LPCXpresso5411x%20board.%3C%2FP%3E%3CP%3EThe%20LPC%20family%20has%20SCTimer%2FPWM%20module%20and%20CTimer%20modules%2C%20both%20of%20them%20can%20generate%20PWM%20signals%2C%20but%20only%20the%20SCTimer%2FPWM%20module%26nbsp%3B%20can%20generate%20phase-shift%20PWM%20signals.%3C%2FP%3E%3CP%3EIn%20the%20code%2C%20only%20the%20match%20registers%20are%20used%20to%20generate%20events%2C%20I%2FO%20signals%20are%20not%20used.%26nbsp%3B%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3EThe%20match0%20register%20is%20set%20up%20as%20(SystemCoreClock%2F100)%2C%20which%20determines%20the%20PWM%20signal%20frequency.%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3EThe%20the%20match1%20register%20is%20set%20up%20as%200x00%2C%20which%20generate%20event1.%3C%2FP%3E%3CP%3EThe%20the%20match2%20register%20is%20set%20up%20as%20(SystemCoreClock%2F100)%2F2%3B%2C%20which%20generate%20event2.%3C%2FP%3E%3CP%3EThe%20duty%20cycle%20is%20(SystemCoreClock%2F100)%2F2-0x00%3D%20(SystemCoreClock%2F100)%2F2%2C%20which%20is%2050%25%20duty%20cycle%2C%20the%20cycle%20time%20is%20(SystemCoreClock%2F100).%3C%2FP%3E%3CP%3EThe%20event1%20sets%20the%20SCT0_OUT1%2C%20event2%20clears%20the%20SCT0_OUT1%2C%20so%20SCT0_OUT1%20has%2050%25%20duty%20cycle.%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3EThe%20the%20match3%20register%20is%20set%20up%20as%20(SystemCoreClock%2F100)%2F4%3B%2C%20which%20generate%20even3.%3C%2FP%3E%3CP%3EThe%20the%20match4%20register%20is%20set%20up%20as%203*(SystemCoreClock%2F100)%2F4%2C%20which%20generate%20event4.%3C%2FP%3E%3CP%3EThe%20duty%20cycle%20is%203*(SystemCoreClock%2F100)%2F4%26nbsp%3B%20-%26nbsp%3B%20(SystemCoreClock%2F100)%2F4%3D%20(SystemCoreClock%2F100)%2F2%2C%20which%20is%2050%25%20duty%20cycle.%3C%2FP%3E%3CP%3EThe%20event3%20sets%20the%20SCT0_OUT2%2C%20event4%20clears%20the%20SCT0_OUT2%2C%20so%20SCT0_OUT2%20has%2050%25%20duty%20cycle.%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3EThe%20phase%20shift%20is%20(SystemCoreClock%2F100)%2F4%20-%200x00%3D%20(SystemCoreClock%2F100)%2F4%2C%20which%20corresponds%2090%20degree%20phase%20shift.%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%3CSTRONG%3EPWM%20initilization%20code%3A%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3E%2F%2FThe%20SCT0_OUT1%20can%20output%20PWM%20signal%20with%2050%20duty%20cycle%20from%20PIO0_8%20pin%3CBR%20%2F%3E%2F%2FThe%20SCT_OUT2%20can%20output%20PWM%20signal%20with%2050%20duty%20cycle%20fron%20PIO0_9%20pin%3CBR%20%2F%3E%2F%2FThe%20SCT0_OUT1%20and%20SCT0_OUT2%20PWM%20signal%20has%2090%20degree%20phase%20shift.%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3Evoid%20SCT0_PWM(void)%3CBR%20%2F%3E%7B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSYSCON-%26gt%3BAHBCLKCTRL%5B1%5D%7C%3D(1%26lt%3B%26lt%3B2)%3B%20%2F%2FSET%20SCT0%20bit%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BCONFIG%20%3D%20(1%20%26lt%3B%26lt%3B%200)%20%7C%20(1%20%26lt%3B%26lt%3B%2017)%3B%20%2F%2F%20unified%2032-bit%20timer%2C%20auto%20limit%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BSCTMATCHREL%5B0%5D%20%3D%20SystemCoreClock%2F100%3B%20%2F%2F%20match%200%20%40%20100%20Hz%20%3D%2010%20msec%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B0%5D.STATE%20%3D%200xFFFFFFFF%3B%20%2F%2F%20event%200%20happens%20in%20all%20states%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2Fset%20event1%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BSCTMATCHREL%5B1%5D%3D0x00%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B1%5D.STATE%20%3D%200xFFFFFFFF%3B%20%2F%2F%20event%201%20happens%20in%20all%20states%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B1%5D.CTRL%20%3D%20(1%20%26lt%3B%26lt%3B%2012)%7C(1%26lt%3B%26lt%3B0)%3B%20%2F%2F%20match%201%20condition%20only%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2Fset%20event2%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BSCTMATCHREL%5B2%5D%3D(SystemCoreClock%2F100)%2F2%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B2%5D.STATE%20%3D%200xFFFFFFFF%3B%20%2F%2F%20event%202%20happens%20in%20all%20states%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B2%5D.CTRL%20%3D%20(1%20%26lt%3B%26lt%3B%2012)%7C(2%26lt%3B%26lt%3B0)%3B%20%2F%2F%20match%202%20condition%20only%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2Fset%20event3%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BSCTMATCHREL%5B3%5D%3D(SystemCoreClock%2F100)%2F4%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B3%5D.STATE%20%3D%200xFFFFFFFF%3B%20%2F%2F%20event%203%20happens%20in%20all%20states%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B3%5D.CTRL%20%3D%20(1%20%26lt%3B%26lt%3B%2012)%7C(3%26lt%3B%26lt%3B0)%3B%20%2F%2F%20match%203%20condition%20only%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2Fset%20event4%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BSCTMATCHREL%5B4%5D%3D3*(SystemCoreClock%2F100)%2F4%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B4%5D.STATE%20%3D%200xFFFFFFFF%3B%20%2F%2F%20event%204%20happens%20in%20all%20states%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BEVENT%5B4%5D.CTRL%20%3D%20(1%20%26lt%3B%26lt%3B%2012)%7C(4%26lt%3B%26lt%3B0)%3B%20%2F%2F%20match%204%20condition%20only%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2FPWM%20output1%20signal%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BOUT%5B1%5D.SET%20%3D%20(1%20%26lt%3B%26lt%3B%201)%3B%20%2F%2F%20event%201%20will%20set%20SCT1_OUT0%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BOUT%5B1%5D.CLR%20%3D%20(1%20%26lt%3B%26lt%3B%202)%3B%20%2F%2F%20event%202%20will%20clear%20SCT1_OUT0%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BRES%20%7C%3D%20(3%20%26lt%3B%26lt%3B%202)%3B%20%2F%2F%20output%200%20toggles%20on%20conflict%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2FPWM%20output2%20signal%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BOUT%5B2%5D.SET%20%3D%20(1%20%26lt%3B%26lt%3B%203)%3B%20%2F%2F%20event%203%20will%20set%20SCT1_OUT0%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BOUT%5B2%5D.CLR%20%3D%20(1%20%26lt%3B%26lt%3B%204)%3B%20%2F%2F%20event%204%20will%20clear%20SCT1_OUT0%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20SCT0-%26gt%3BRES%20%3D%20(3%20%26lt%3B%26lt%3B%204)%3B%20%2F%2F%20output%200%20toggles%20on%20conflict%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2FPWM%20start%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCT0-%26gt%3BCTRL%20%26amp%3B%3D%20~(1%20%26lt%3B%26lt%3B%202)%3B%20%2F%2F%20unhalt%20by%20clearing%20bit%202%20of%20the%20CTRL%3CBR%20%2F%3E%7D%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%3CSTRONG%3EPin%20initialization%20code%3A%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3E%2F%2FPIO0_8%20PIO0_8%20FC2_RXD_SDA_MOSI%20SCT0_OUT1%20CTIMER0_MAT3%3CBR%20%2F%3E%2F%2FPIO0_9%20PIO0_9%20FC2_TXD_SCL_MISO%20SCT0_OUT2%20CTIMER3_CAP0%20-%20FC3_CTS_SDA_SSEL0%3CBR%20%2F%3E%3CBR%20%2F%3Evoid%20SCTimerPinInit(void)%3CBR%20%2F%3E%7B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2FEnable%20the%20%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSCTimer%20clock%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BSYSCON-%26gt%3BAHBCLKCTRL%5B0%5D%7C%3D(1%26lt%3B%26lt%3B13)%3B%20%2F%2Fset%20IOCON%20bit%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F%2FSCTimer%20pin%20assignment%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20IOCON-%26gt%3BPIO%5B0%5D%5B8%5D%3D0x182%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20IOCON-%26gt%3BPIO%5B0%5D%5B9%5D%3D0x182%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%26nbsp%3BIOCON-%26gt%3BPIO%5B0%5D%5B10%5D%3D0x182%3B%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%3CBR%20%2F%3E%7D%3C%2FP%3E%3CP%3E%3CSTRONG%3EMain%20Code%3A%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3E%23include%20%3CSTDIO.H%3E%3CBR%20%2F%3E%23include%20%22board.h%22%3CBR%20%2F%3E%23include%20%22peripherals.h%22%3CBR%20%2F%3E%23include%20%22pin_mux.h%22%3CBR%20%2F%3E%23include%20%22clock_config.h%22%3CBR%20%2F%3E%23include%20%22LPC54114_cm4.h%22%3C%2FSTDIO.H%3E%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3Evoid%20SCT0_Init(void)%3B%3CBR%20%2F%3Evoid%20SCTimerPinInit(void)%3B%3CBR%20%2F%3Evoid%20P1_9_GPIO(void)%3B%3CBR%20%2F%3Evoid%20SCT0_PWM(void)%3B%3C%2FP%3E%3CP%3Eint%20main(void)%20%7B%3CBR%20%2F%3E%26nbsp%3B%20%26nbsp%3B%26nbsp%3B%20%26nbsp%3B%2F*%20Init%20board%20hardware.%20*%2F%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20BOARD_InitBootPins()%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20BOARD_InitBootClocks()%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20BOARD_InitBootPeripherals()%3B%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20printf(%22Hello%20World%5Cn%22)%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%2F%2F%20SCT0_Init()%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%20%2F%2F%20P1_9_GPIO()%3B%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20SCTimerPinInit()%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20SCT0_PWM()%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20%2F*%20Force%20the%20counter%20to%20be%20placed%20into%20memory.%20*%2F%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20volatile%20static%20int%20i%20%3D%200%20%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20%2F*%20Enter%20an%20infinite%20loop%2C%20just%20incrementing%20a%20counter.%20*%2F%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20while(1)%20%7B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20i%2B%2B%20%3B%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20%7D%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20return%200%20%3B%3CBR%20%2F%3E%7D%3C%2FP%3E%3CP%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22pastedImage_4.png%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22pastedImage_4.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F82960iD3E1E03896B56A62%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22pastedImage_4.png%22%20alt%3D%22pastedImage_4.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EThe%20Yellow%20channel%20is%20PIO0_8%20pin%20output%20signal%2C%20which%20is%20SCT0_OUT1%20PWM%20output%20signal.%3C%2FP%3E%3CP%3EThe%20Bule%20channel%20is%20PIO0_9%20pin%20output%20signal%2C%20which%20is%20SCT0_OUT2%20PWM%20output%20signal.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-1102461%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CLINGO-LABEL%3ELPC%20Marketing%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELPC43xx%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELPC51Uxx%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELPC546xx%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELPC54xxx%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELPC55xx%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELPC800%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E
100% helpful (1/1)
Version history
Last update:
‎07-24-2019 01:41 AM
Updated by: