Processor Expert External Interrupt Component

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Processor Expert External Interrupt Component

2,687件の閲覧回数
richardfox75
Contributor III

The processor I am using is the MK22FN256VLH12. A GPIO bit in a Port is configured

as an Input which will interrupt on both edges of the signal.The ExtInt component is

used to configure the interrupts. An ExtInt_Ldd has been built with an Initialization

function, the Interrupt handler, and the GetVal function. I use the GetVal to determine

which edge caused the interrupt.

First the Initialization function in ExtInt_LDD is never called, is this correct?

My main problem is the first time that an interrupt is generated my ISR is entered

at the function's entry point. However, the next interrupt results in the ISR being entered

in the middle of the function.Is this a result of the data structure not being initialized?

What can I do to make this work correctly?

I must have had a brain freeze. What I need to do is have 1 ISR which checks which pin caused

the interrupt and processes accordingly. I apologize for wasted time.

SORRY - The problem description is incorrect. My reply to Robin describes the problem that I am having.

                  I was relying on Breakpoints that did not trigger.

0 件の賞賛
返信
6 返答(返信)

2,238件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Richard,

The initialization function is called in my project.(See the attached image)

ExtIntLdd1_Init.png

I'm not very clear about: "My main problem is the first time that an interrupt is generated my ISR is entered at the function's entry point. However, the next interrupt results in the ISR being entered in the middle of the function."

Could you please attach these two images?

Best Regards,

Robin

0 件の賞賛
返信

2,238件の閲覧回数
richardfox75
Contributor III

Robin,

Sorry, the problem description in my post is incorrect. I went through the generated code this

morning, and see what is actually happening.

I am using 2 GPIOs in Port B to determine if a switch has been pressed. The first GPIO is for

on row in the switch matrix. The second GPIO is for another row (a different set of switches).

I have both GPIOs configured to interrupt on both edges of the switch press. The two GPIOs

should be independent. The first GPIO uses ExtLdd2, while the second one uses ExtLdd3.

I expected that there would be two distinct ISRs for the Ports. However, the CPU component

has set up both of the external interrupt components as one.

PE_ISR(Cpu_ivINT_PORTB)

{

   ExtIntLdd2_Interrupt();

   ExtIntLdd3_Interrupt();

}

So the first of my ISRs falls into the second ISR.

Somehow I need to have Processor Expert assign two different interrupt vectors for the two

components.Probably something that I misconfigured.

Regards,

Richard

0 件の賞賛
返信

2,238件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Richard,

All Ports have their own ISR(interrupt vector). If you need to have Processor Expert assign two different interrupt vectors for the two components, please use two different Ports.(for example:one GPIO in Port B and the other GPIO in Port C)

PORTB.png

If you using 2 GPIOs in Port B, the code will "Check the pin interrupt flag of the shared interrupt" to determine which switch caused the PE_ISR(Cpu_ivINT_PORTB).

PE_ISR(Cpu_ivINT_PORTB).png

Best Regards,

Robin

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信

2,238件の閲覧回数
richardfox75
Contributor III

Robin,

Thanks for your input. I have the code working. I just needed to

understand

how the generated code functioned.

Dick Fox

Firmware Engineer

NATIONAL CONTROLS CORPORATION BUSINESS UNIT

INSTRUMENTATION AND SPECIALTY CONTROLS DIVISION

1725 Western Dr | West Chicago, IL 60185 | http://www.ametekncc.com

Phone: (630)621-3118 | email: Dick Fox@ametek.com

0 件の賞賛
返信

2,238件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Richard,

Which "generated code" do you want to understand?  Do you mean PE_ISR(Cpu_ivINT_PORTB)?

The ISF bit in PORTx_PCRn is used to determine which GPIO caused the interrupt of Port B. You can see the  code(pink line) in attached image at my last reply. If the interrupt is caused by ExtIntLdd2_Interrupt, the code will still run into ExtIntLdd1_Interrupt to check the pin interrupt flag(ISF of PORTx_PCRn) first. And then run into ExtIntLdd2_Interrupt to chenk the the second pin interrupt flag.

If you still need to have Processor Expert assign two different interrupt vectors for the two components? The Port B has only one interrupt vector, all the GPIOs in Port B share this interrupt vector. So if you still need two different interrupt vectors for the two components, you need to use two GPIOs in different Port.

Best Regards,

Robin

0 件の賞賛
返信

2,238件の閲覧回数
richardfox75
Contributor III

Robin,

I don't need help understanding the code. After I looked at the

code I understood how it worked. My program is working. Thanks

for your assistance.

Dick Fox

Firmware Engineer

NATIONAL CONTROLS CORPORATION BUSINESS UNIT

INSTRUMENTATION AND SPECIALTY CONTROLS DIVISION

1725 Western Dr | West Chicago, IL 60185 | http://www.ametekncc.com

Phone: (630)621-3118 | email: Dick Fox@ametek.com

0 件の賞賛
返信