Hi,
For P4080ds, the L3 cache (CPC), when it was used as cache instead of SRAM, does it has a fixed memory address?
If so, what is the address?
Regards,
Peter Zheng
Hi,
I think CPC configuring as L3 Cache doesn't have fixed memory address, why do you need the address?
Have a great day,
Lunmin
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi Lunmin,
Agree with you. The reason I ask this question is I want to run a simple program on one core of P4080. And limit this core to only access 1/8 of L3 cache.
I was thinking if I know the fixed address of L3, then I can write to it directly. But it seems to be impossible now.
So to achieve my purpose, do you have any other approach to make one core only access 1/8 of L3 cache.
Thanks,
Peter