I'm currently working on an i.MX8XQXP and I'm not able to find a definition of the shareability domains. From the A35 reference manual, I was able to find this information.
How were those signals set in the i.MX8X implementation? If the outer or inner shareability domain extend beyond the processor, which peripherals are included in each domain? Is there a specific documentation which provide this information ?