Hi Support team,
We have a question about the timing specification in the LPC3141 datasheet. Need some explanation.
Please refer the tCSHOEH specification in the SRAM controller module as below. The minimum requirement is 3ns. However our typical is 0ns. Seems strange. Is the data correct? If yes, can you please give some explanation. Thanks.
-Customer, Delta IABU.