Hi Carlos
There are 3 connection lines between i.mx and FPGA:
QSPI (332 MHz, Hyperbus)
1 SPI (30 MHz, LPSPI)
EMC 16 bit Databus (100 MHz, SEMC, Reference Manual 49.4.9)
What do you mean with “FPGA device should be accessed by AHB command”
As mentioned in the Reference Manual 49.4.9, I can configure the SEMC for external SRAM access.
I set all waitstates, etc, to 0, then I setup the CS to 0x90000000 and then I can read/write through SEMC.
Do you think that this will not work?
Christian
Von: Carlos_Musich
Gesendet: Dienstag, 15. Mai 2018 23:27
An: Christian Gradl <christian.gradl@sigmatek.at>
Betreff: Re: - Re: RT1050 FlexSPI
NXP Community <https://emea01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fcommunity.freescale.com%2Fresources%2Fstatics%2F1000%2F35400-NXP-Community-Email-banner-600x75.jpg&data=02%7C01%7Cchristian.gradl%40sigmatek.at%7Cd98d57c9024c49833c2408d5baaaa387%7Cbcb1d87ad2bc486ea62b9ac9c746bc1b%7C0%7C0%7C636620164426034670&sdata=VCipZDGu%2BrFJqT%2FnNx5dDnHR%2FrvraiH6eBYVHLKuh5E%3D&reserved=0>
Re: RT1050 FlexSPI
reply from Carlos_Musich<https://emea01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fcommunity.nxp.com%2Fpeople%2FCarlos_Musich%3Fet%3Dwatches.email.thread&data=02%7C01%7Cchristian.gradl%40sigmatek.at%7Cd98d57c9024c49833c2408d5baaaa387%7Cbcb1d87ad2bc486ea62b9ac9c746bc1b%7C0%7C0%7C636620164426034670&sdata=UBmyWgD%2FDOVmsydtEaWn2xQEQxPTfjLX65hcUni8gEk%3D&reserved=0> in i.MX Community - View the full discussion<https://emea01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fcommunity.nxp.com%2Fmessage%2F1014754%3FcommentID%3D1014754%26et%3Dwatches.email.thread%23comment-1014754&data=02%7C01%7Cchristian.gradl%40sigmatek.at%7Cd98d57c9024c49833c2408d5baaaa387%7Cbcb1d87ad2bc486ea62b9ac9c746bc1b%7C0%7C0%7C636620164426034670&sdata=19ONt6E4g2jqBgICUhejVySsh9H2DaPmooX0UXYZQ6M%3D&reserved=0>