AnsweredAssumed Answered

DDR validation tool for the T1024

Question asked by Ram Krishnan on Jul 28, 2017
Latest reply on Dec 12, 2017 by Hareesh P

We have a board built based on the T1024RDB design. We are having some issues with the DDR memory and I am trying to use the DDRv tool to get the optimal numbers for the DDR. 

This is the first time I am using code warrior and I am using Code Warrior for Linux 10.5.1. I am using the Codewarrior TAP to connect to the JTAG. I have an ethernet cable connected to the TAP and accessing it using an ip address. 

I am able to talk to the TAP from the ccs shell. I run the IDcode.tcl and I get the following output

 

Configuring TAP Interface....

Configured Connection: cwtap : 10.3.62.1


TDO -----
|
* Device 0 IDCODE: 0682001D Device: FSL T1024 rev 1.x
|
TDI -----


###################################################
#
# configTAP - Redefine TAP interface
#
# scanboard - Scans the target system
# and returns the JTAG IDCode
#
# ir - Loopback test
#
###################################################

 

I run the ir loopback test and I get the following output

 

(bin) 78 % ir
0: 0xDCBA987654321001
1: 0xDCBA9876543210FE
2: 0xDCBA9876543210FE
3: 0xDCBA9876543210FE
4: 0xDCBA9876543210FE
5: 0xDCBA9876543210FE
6: 0xDCBA9876543210FE
7: 0xDCBA9876543210FE
8: 0xDCBA9876543210FE
9: 0xDCBA9876543210FE
10: 0xDCBA9876543210FE
11: 0xDCBA9876543210FE
12: 0xDCBA9876543210FE

...

 

Then I run the following commands in the ccs shell to see if the board reacts to it. I have halted the board in uboot

(bin) 75 % ccs::config_chain t10xx
(bin) 76 % ccs::reset_to_debug

 

and I do see the board locks up and no reaction until I reset the board. 

 

 

The problem I am having is in running the Target Connections on the DDRv tool. I have setup a QorIQ configration Project with the T1024 as the processor and enabled a DDR component. I see the target connections cwtap with 10.3.62.1 as the ip address. But the connectivity pin always has a red cross against it indicating it could not connect to the target. I have turned on log verbose on the ccs but I do not see any logs at all. Consequently the Start Validation and Pause buttons are all grayed out. It uses CDDE to connect to the board.   

 

I also deleted the DDR component and tried to create one using the READ SPD but it would return an error saying could not connect to target. 

 

Any help on how to move forward would be much appreciated. Please let me know if you need any more details.

 

 

Thank you

Ram Krishnan

Outcomes