I'm working with i.MX6 solo processor and I conect a LVDS panal to the board. Sometimes the LVDS clock is not generated by the processor.
I change the clock base from the default setting MMDC_CH1 clock to the pll5 clock to set the needed clock frequency.
Is there a problem with the LVDS clock generator if I change the base clock?
Can somebody help me?