RT1052 LPUART FIFO depth is only 1?

[lixiaotian]

the LPUART Parameter Register (PARAM) is read as 0. So what is the meaning of the fifo?

[1277185193]

？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？？

[jeremyzhou]

Hi li xiaotian,

Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.
Please check the LPUART[FIFO] register.

Have a great day,
TIC

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[1277185193]

Excuse me ...How to change the fifo depth? This field is read only......

[jeremyzhou]

Hi 卢 鲲,

Thanks for your reply.
It's not able to customize to configure the depth of the buffer, you only can enable the buffer or discard this feature.
Have a great day,
TIC

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[1277185193]

• OK!  Excuse me ......Are you an official with NXP ?

  It's so unbelievable...Why are there so many options of fifosize?