Hi Jian
for performance data one can look on
White Paper: Memory Expansion with Adesto EcoXIP and i.MX RT
p.9 sect."UNDERSTANDING XIP PERFORMANCE"
https://www.nxp.com/docs/en/white-paper/NXPADESTOWP.pdf
https://mcu-things.com/blog/imxrt-how-to-coremark-implementation/
With cache enabled, the memories perform very closely to one another.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi Jian
for performance data one can look on
White Paper: Memory Expansion with Adesto EcoXIP and i.MX RT
p.9 sect."UNDERSTANDING XIP PERFORMANCE"
https://www.nxp.com/docs/en/white-paper/NXPADESTOWP.pdf
https://mcu-things.com/blog/imxrt-how-to-coremark-implementation/
With cache enabled, the memories perform very closely to one another.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------