inline ECC in i.MX8M Plus

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

inline ECC in i.MX8M Plus

跳至解决方案
2,237 次查看
anhui527
Contributor III
Hi, NXP experts are there any documents about the function of inline ECC in i.MX8M plus ? thanks.
0 项奖励
1 解答
2,234 次查看
joanxie
NXP TechSupport
NXP TechSupport

don't find any document for this, but get the information from expert team:
"The 8M Plus will support the DRAM inline ECC feature, however, it is currently being validated. Once validation is complete further information on the support will be made available.

This is an optional feature and customers will be allowed to enable or disable as well as configure the regions they want to be ECC protected. When enabled there will be a portion of DRAM (up to 1/8th the total density) that will have to be reserved. Also, there are performance and boot time implications with the feature enabled. For Inline ECC, 64/8 SECDED Hamming code is used and Data to ECC ratio is 8/1"

在原帖中查看解决方案

2 回复数
1,713 次查看
Anishamd
Contributor I

how do we enable ECC in i.MX8M Plus can you share any documents if you have.

0 项奖励
2,235 次查看
joanxie
NXP TechSupport
NXP TechSupport

don't find any document for this, but get the information from expert team:
"The 8M Plus will support the DRAM inline ECC feature, however, it is currently being validated. Once validation is complete further information on the support will be made available.

This is an optional feature and customers will be allowed to enable or disable as well as configure the regions they want to be ECC protected. When enabled there will be a portion of DRAM (up to 1/8th the total density) that will have to be reserved. Also, there are performance and boot time implications with the feature enabled. For Inline ECC, 64/8 SECDED Hamming code is used and Data to ECC ratio is 8/1"