iMX8QXP PCIe DMA linked list mode

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMX8QXP PCIe DMA linked list mode

1,084件の閲覧回数
david_binet
Contributor II

Hi,

I'm currently working on the DMA built inside the PCIe peripheral in the iMX8QXP. I'm interested in using the linked list mode for read and write access. From my understanding, some fields of the DMA Write Transfer Size Register are overwritten by the table in RAM as are the transfer size, SAR low, etc. registers. Are the same registers used with a read access ? If that's the case, would I still be able to trigger a read access at the same time as a write access?

 

Kind Regards,

 

David

0 件の賞賛
返信
1 返信

1,072件の閲覧回数
Yuri
NXP Employee
NXP Employee

@david_binet 
Hello,

   The DMA supports full duplex operation, processing read and write transfers at
the same time, therefore simultaneous read ops are available if the linked list mode is used only
for write ops.

Regards,
Yuri.

0 件の賞賛
返信