iMX6DQ SATA BIST - Incorrect Test Patterns Generated

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMX6DQ SATA BIST - Incorrect Test Patterns Generated

612件の閲覧回数
alanaustin
Contributor I

Dear  Sirs.

I have a question about SATA BIST testing. (Reference Manual Section 53.3.5.13)

We wish to transmit Built In Self Test (BIST) patterns contained in the PHY controller

We are trying to generate the following test patterns

High Frequency Test Pattern (HFTP)

Lone Bit Pattern (LBP)

We are writing to register SATA_BISTCR

We selecting the test pattern using the [PATTERN] field, and initiating transmision by setting bit [TXO]

Setting bit [TXO] does initiate transmission. Unfortunately the test pattern data appears to be incorrect.

It appears to be more or less random data rather than the test patterns above..

Any help appreciated

ラベル(2)
0 件の賞賛
1 返信

352件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi alan

please look at additional reading and contact vendor for bist support

https://community.nxp.com/message/515461#comment-515461

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛