We are able to change the RAS to CAS delay by changing TRCD_INT in CTL41 from 3 to 7.
We were NOT able to change the write latency (WRLAT) or cas latency (CLAT) from its default value of 3 and 4 respectively. In the .maj file from Mentor, the default value of CTL37 is 0x7080403. We tried values for the WRLAT field from 1 to 7, and the register reads back as having changed, but there was no change in the waveform. Here are the steps:
These were performed using the EVK.
Wondering if this problem is specific to the Mentor Nucleus tool chain. Has anyone else had success updating the WRLAT and CLAT parameters?
It is needed to re-start the memory controller after updating the parameters. Changes on some of the parameters may
not be effective until the memory controller is restarted.
Looks like the issue relates to optimization features of i.MX28 EMI.
Say, latency hiding (when two accesses can be processed simultaneously)
may change "appearance' of waveforms, visible externally.