Timing violation of i.MXUL SPI communication

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Timing violation of i.MXUL SPI communication

530件の閲覧回数
surendrajadhav
Contributor IV

Hi,

We have connected SPI-UART chip on SPI interface of i.MX6UL, which can work up to 26MHz.

However its working fine till 10MHz and after this frequency we are not able to communicate with SPI-UART chip.

Though the waveform quality is not much degraded, we feel that its issue related to set up and hold time violation. Please confirm.

SPI-UART chip has MOSI hold time is min 3ns and MOSI setup time is min 5ns.

Do we have provision in iMX6UL with which we can match these timings to avoid the timing violation. Do we have programmable setup and hold time in i.MX6UL.+

Regards,

Surendra

ラベル(1)
0 件の賞賛
返信
1 返信

445件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Surendra

for setup/hold times one can look at CS8,9 timimng in Figure 35. ECSPI Master
Mode Timing Diagram i.MX6UL Datasheet, they are not configurable.
http://www.nxp.com/docs/en/data-sheet/IMX6ULCEC.pdf

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信