MMU page table location

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MMU page table location

ソリューションへジャンプ
1,376件の閲覧回数
elijahbrown
Contributor III

I've noticed that in the Freescale bare metal SDK, the MMU's page table is located in the first 16k of OCRAM starting at 0x900000.  If you look at the processor reference manual for IMX6D/Q however, in figure 8.3 it shows the MMU table starting at 0x938000.  Obviously the SDK works so it seems like the manual is wrong, but I'd like to get clarification on this.  Thanks! 

ラベル(2)
0 件の賞賛
1 解決策
1,192件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Elijah

for i.MX6QD OCRAM range is 0x900000-0x93FFFF,

MMU can be assigned to any address, this depends on application.

iROM use one ranges, SDK other, Linux may have another choices.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
2 返答(返信)
1,193件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Elijah

for i.MX6QD OCRAM range is 0x900000-0x93FFFF,

MMU can be assigned to any address, this depends on application.

iROM use one ranges, SDK other, Linux may have another choices.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
1,192件の閲覧回数
elijahbrown
Contributor III

Ok I see, I missed the line where it writes the address to TTBR0.  Thanks. 

0 件の賞賛