Is there a recommended LPDDR2 for i.MX6DQ PoP package?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Is there a recommended LPDDR2 for i.MX6DQ PoP package?

ソリューションへジャンプ
818件の閲覧回数
satoshishimoda
Senior Contributor I

Hi community,

Our partner consider using i.MX6DQ PoP.

They want to know whether there is a Freescale recommended DDR to use i.MX6DQ PoP.

According to the following article, PoP package was designed with Micron, so we guess Micron's LPDDR2 chip is recommended, right?

The mobile package just got smaller | Embedded Beat for Design Engineers

If it is correct, would you let me know the part number of recommended chip?

And would you let me know can we use a LPDDR2 chip provided by other than Micron (Samsun, SK Hynix, etc..) also?

Best Regards,

Satoshi Shimoda

ラベル(2)
タグ(3)
0 件の賞賛
返信
1 解決策
543件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

FSL used MT42L128M64D2LL-18WT, other LPDDR2 chips also can be used,

as referenced by link "The mobile...", TechNexion and VISE boards.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
544件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

FSL used MT42L128M64D2LL-18WT, other LPDDR2 chips also can be used,

as referenced by link "The mobile...", TechNexion and VISE boards.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
543件の閲覧回数
satoshishimoda
Senior Contributor I

Hi Igor,

I checked MT42L128M64D2LL-18WT ball map, but almost DQ pins of both channels (channel A & B) and DQS & DM pins of channel A are not corresponded with i.MX6DQ PoP ball map.

Was there no problem?

You know byte swapping and bit swapping are not allowed for LPDDR2 by JEDEC standard, so I doubt the misprint of ball map in the datasheet if there was no problem.

Best Regards,

Satoshi Shimoda

0 件の賞賛
返信