Is LVDS0_CLK_P/N and LVDS1_CLK_P/N same timing signals?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Is LVDS0_CLK_P/N and LVDS1_CLK_P/N same timing signals?

跳至解决方案
857 次查看
takashitakahash
Contributor III

Hi community.

The split channel output (one input source, splitted to 2 channels on output) Table 39-5.

Channel Mapping Split Channel DI0 setting function, LVDS0_CLK_P/N and LVDS1_CLK_P/N, Are there output signal   same timing clock signals?

标签 (1)
0 项奖励
回复
1 解答
762 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Takashi

both channels use common clock as reference, however datasheet

does not provide timings data between channels.

In split channel mode one input source is splitted to 2 channels on output,

dual channel lvds lcd (even pixels in one channel, odd for other) should be used.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
1 回复
763 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Takashi

both channels use common clock as reference, however datasheet

does not provide timings data between channels.

In split channel mode one input source is splitted to 2 channels on output,

dual channel lvds lcd (even pixels in one channel, odd for other) should be used.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复