I2S clock on I.MX6DL

[yuji_fuseki]

Hi,   

I have two questions about I2S on I.MX6DL.

(a)

Currently, we plan to use SoC as I2S master mode, and assigned function for each pad to connect I2S signals to external codec as below.

In hardware connection point of view, this I2S signal connection is correct?, and work as normally?

(b)

Is it possible to set CCM configuration to provide the same clock source to SSI's sys and CCM_CLKO1?

Br,

Yuji

[yuji_fuseki]

Hi, Igor

(1)OK.

(2)Thank you.

   Providing MCK from CCM_CLKO1 , or from aud4_rxc, there are any difference for I2S function?

Br,

Yuji

[igorpadykov]

Hi Yuji

1. yes connection is correct.

2. >Is it possible to set CCM configuration to provide the same clock source to SSI's sys and CCM_CLKO1?

in  general no. To achieve it one can try to choose appropriate settings (register dividers)

described in sect.18.6.21 CCM Clock Output Source Register (CCM_CCOSR) and

sect.61.8.4.1 SSI Clock and Frame Sync Generation

i.MX 6Solo/6DualLite Applications Processor Reference Manual

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------