I.MX7 LPDDR3 DQ swap in the byte

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

I.MX7 LPDDR3 DQ swap in the byte

ソリューションへジャンプ
998件の閲覧回数
frankyhsu
Contributor III

Hi

We are refer to i.MX7 7D LPDDR3 CPU VAL BOARD design. In the LPDDR3 page, we see the DQx are swapped in its own byte group. Is there any rule needing to follow or we can swap any location we want in the byte? I can not see a rule in the connection of the EVK schematic. The only rule seems to be the byte need to have the corresponding strobe, is it?

Thanks.

pastedImage_1.png

ラベル(1)
0 件の賞賛
返信
1 解決策
678件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Franky

you are right, for lpddr3 only rule that byte need to have the corresponding strobe,

for ddr3 some swap restrictions were imposed by “Write Leveling” section in JESD79-3E.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

1 返信
679件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Franky

you are right, for lpddr3 only rule that byte need to have the corresponding strobe,

for ddr3 some swap restrictions were imposed by “Write Leveling” section in JESD79-3E.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------