I.MX6 DUAL CORE 32bit mode DDR

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

I.MX6 DUAL CORE 32bit mode DDR

ソリューションへジャンプ
1,625件の閲覧回数
BESTFREESCALE
Contributor II

Dear community members,

I reviewed  32-bit DDR Interface using I.MX6 Dual Core but don't decide to use SDRAM_SDCLK0 or SDRAM_SDCLK1 for 32-bit mode.

According to EVM, DRAM_SDCLK_1 was applied to DDR3_D[0:31] ICs , I didn't understood exactly why SDRAM_SDCLK1 was applied to DDR3_D[0:31] ICs instead of SDRAM_SDCLK0.

Q1) If I use DRAM_SDCLK_0 instead of SDRAM_SDCLK1 for 32-bit mode DDR3 ( 2 * ICs) , Is there no problem?

Q2) If I use DRAM_SDCLK_1 for 32-BIT mode DDR3 Interface, Is there no problem?

Could you advice questions for me?

Thank

ラベル(6)
0 件の賞賛
1 解決策
912件の閲覧回数
Yuri
NXP Employee
NXP Employee

DRAM clock signals SDCLK0 and SDCLK1 are the practically the same (by default) and in this sense do no relate to CS0 or CS1

channels.

元の投稿で解決策を見る

0 件の賞賛
1 返信
913件の閲覧回数
Yuri
NXP Employee
NXP Employee

DRAM clock signals SDCLK0 and SDCLK1 are the practically the same (by default) and in this sense do no relate to CS0 or CS1

channels.

0 件の賞賛