Hi NXP,
Following code working fine in transition from RUN to VLPS and from VLPS to RUN
-----------------------------------------------------------------------------------
After adding watchdog disable before Low mode entry and enable watchdog at exit, it is working fine from RUN to VLPS but not exit from VLPS on interrupt
Help me to solve the issue
Hi @Senlent
One more doubt i have..
I am disabling FIRC source in "stop_mode_config" function which is the source of MCU Core.
Means, now there is no CORE CLK then how below (below "stop_mode_config")function are getting executed by MCU and putting itself in stop. mode.
the SIRC will be the source of the system clock.
27.4.4 VLPR/VLPS mode entry
When entering VLPR/VLPS mode, the system clock should be SIRC. The FIRC, SOSC,
and SPLL must be disabled by software in RUN mode before making any mode
transition.