SJA1105 RMII ref_clk configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

SJA1105 RMII ref_clk configuration

ソリューションへジャンプ
400件の閲覧回数
bwp530
Contributor IV

S32K344(mac mode) connect to SJA1105(phy mode) with RMII on our board.

the PTD6_RMII_TX_CLK connet to K14_REF_CLK of SJA1105.

the datasheet of sja1105 shows that the REF_CLK can output 50Mhz for PTD6_RMII_TX_CLK .

How can I configure the chip to output 50Mhz? 

 

bwp530_0-1699612626801.png

 

 

0 件の賞賛
1 解決策
339件の閲覧回数
PetrS
NXP TechSupport
NXP TechSupport

Hi,

please refer to chapters 6.1.7 to 6.1.9 of the AH1704 SJA1105PQRS Application Hints, to know how REF_CLK can be configured/handled in RMII modes.
https://www.nxp.com/webapp/Download?colCode=AH1704

BR, Petr

元の投稿で解決策を見る

0 件の賞賛
3 返答(返信)
340件の閲覧回数
PetrS
NXP TechSupport
NXP TechSupport

Hi,

please refer to chapters 6.1.7 to 6.1.9 of the AH1704 SJA1105PQRS Application Hints, to know how REF_CLK can be configured/handled in RMII modes.
https://www.nxp.com/webapp/Download?colCode=AH1704

BR, Petr

0 件の賞賛
332件の閲覧回数
bwp530
Contributor IV

Thanks a lot. 

bwp530_0-1700531932868.png

 

0 件の賞賛
365件の閲覧回数
bwp530
Contributor IV

I configure the sja1105 to mac mode to get the ref_clk out, is it right?

0 件の賞賛