CMP always enters the interrupt at high level, and after clearing the interrupt flag, it enters the interrupt again, and both the upper and lower edge interrupt and the interrupt flag with different values exist. CSR is 0x07. According to the manual, under normal circumstances, the interrupt should be terminated after one interrupt, and the predefined value should be updated
