This is no different from the demo configuration I provided to you.
I suggest you create a separate project to test this feature. You can add some flag bits for DMA transfer completion and PWM synchronization completion, and use a logic analyzer to analyze these timings.