DWT CycCnt vs SysTick inaccuracy.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

DWT CycCnt vs SysTick inaccuracy.

跳至解决方案
2,857 次查看
kubsztal
Contributor II

Hello,

I'm using PEmicro Multilink Universal debug probe with S32 Design Studio for S32K144 MCU. What I've found out is some inaccuracy between DWT CycCnt and SysTick during single stepping and while using breakpoints:
- when I measure LPIT IRQ intervals by tracing to RAM buffer without any interruptions, both counters show exactly the same amount of ticks elapsed (as expected),
- when I measure the same with stopping on a breakpoint inside LPIT ISR (MCR[DBG_EN]=0), SysTick measurements are 18 ticks bigger than CycCnt,
- when I single step with Instruction Stepping Mode enabled:
  - if CycCnt is increased by 1, SysTick is decreased by 8,
  - if CycCnt is increased by 2, SysTick is decreased by 9.
What could be a reason for these discrepancies?

Jakub

标签 (1)
标记 (2)
0 项奖励
回复
1 解答
1 回复
2,202 次查看
kubsztal
Contributor II
0 项奖励
回复