Communicating with SPI slave driver without using ChipSelect pin

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Communicating with SPI slave driver without using ChipSelect pin

3,231 次查看
jaikumar81
Contributor II

Hello 

 

We are using custom board  S32k148-100 pin for our development activities.

We have a communication requirement to communicate with SPI master(on another chip- exeynos) with SPI slave on S32k148.

We notice that, master is always setting CS(chip select) Pin as high due to which, we are unable to receive any changes on the SPI slave i.e the DMA configured on SPI slave has not triggering DMA complete call back. While on the SPI master (from exeynos) we could see Master clock with 500kbps and data on MOSI line too.

Could you please share the application and changes in the driver required  so that LPSPI  slave communicates with SPI Master with SPI Slave 3 pins(MOSI, MISO and Clock).

 

Regards,

Jayakumar Appari

0 项奖励
回复
4 回复数

3,172 次查看
jaikumar81
Contributor II

Thanks Daniel.

0 项奖励
回复

3,212 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Jayakumar,

The LPSPI module can work as a Slave without PCS if the CFGR1[AUTOPCS] is set.

It has some restrictions as you can see in this description:

danielmartynek_0-1606132446739.png

 

BR, Daniel

0 项奖励
回复

3,202 次查看
jaikumar81
Contributor II

Hi Daniel

Thanks for sharing the insights.

Would like to understand, how the below configuration can be synchronized w.r.t master data.

jaikumar81_0-1606215163481.png

Kindky share your  inputs.

 

Best Regards,

Jayakumar Appari

0 项奖励
回复

3,186 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Jayakumar

You need to configure the master to have the required delay, at least 4 cycles of the prescaled functional clock

 

Regards,

Daniel

0 项奖励
回复