DDR3 connection between the clock and the CKE

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

DDR3 connection between the clock and the CKE

596件の閲覧回数
zeevg
Contributor I

Hi,

when working with DDR3 what are the connection between the clock and the CKE (clock enable)?

could I work with two clock signals and one CKE?

could I work with any CKE for any clock?

pls. advise.

Zeev Gerber

ラベル(1)
0 件の賞賛
1 返信

407件の閲覧回数
ufedor
NXP Employee
NXP Employee

Please refer to the AN3940 - Hardware and Layout Design Considerations for DDR3 SDRAM, Table 1. DDR3 designer checklist:

  1. Connect each of the MODT signals that are in the same group to the same physical memory bank:
  • MODT(0), MCS(0), MCKE(0)
  • MODT(1), MCS(1), MCKE(1)
  • MODT(2), MCS(2), MCKE(2)
  • MODT(3), MCS(3), MCKE(3)
0 件の賞賛