PTN3460I: Possible custom/training pattern on LVDS output?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

PTN3460I: Possible custom/training pattern on LVDS output?

ソリューションへジャンプ
1,097件の閲覧回数
oddgeir_austad
Contributor I

Hi,

we have a project where a PTN3460I is connected to an Intel Arria 10 FPGA via the LVDS output ports. To enable the use of DPA on the FPGA LVDS inputs a training pattern (or known pattern) is required from the source. Is there any way to setup a custom or training pattern from the LVDS outputs on the PTN3460I?

Regards,

Oddgeir

タグ(4)
0 件の賞賛
返信
1 解決策
952件の閲覧回数
TomasVaverka
NXP TechSupport
NXP TechSupport

Hi Oddgeir,

The PTN3460I does not support any custom or training pattern from the LVDS outputs.

Best regards,

Tomas

元の投稿で解決策を見る

2 返答(返信)
953件の閲覧回数
TomasVaverka
NXP TechSupport
NXP TechSupport

Hi Oddgeir,

The PTN3460I does not support any custom or training pattern from the LVDS outputs.

Best regards,

Tomas

952件の閲覧回数
oddgeir_austad
Contributor I

Hi Tomas,

thank you for the reply. We will work around it some other way.

Regards,

Oddgeir

0 件の賞賛
返信