we have a project where a PTN3460I is connected to an Intel Arria 10 FPGA via the LVDS output ports. To enable the use of DPA on the FPGA LVDS inputs a training pattern (or known pattern) is required from the source. Is there any way to setup a custom or training pattern from the LVDS outputs on the PTN3460I?
Solved! Go to Solution.