12.288MHz is a common frequency used an the master clock for 48KHz audio streams. It can be generated from 24MHz by a full-blown PLL by placing 125 in the divisor and 64 in the multiplier. It is not clear to me whether this can be done in the M8 Mini.
Hi Yishai
seems this could be possible, as example one can look at wm8254 in EVK
Design Tool (1)
i.MX 8M Mini Evaluation Kit Design Files
i.MX 8M Mini Evaluation Kit | NXP
linux/arch/arm64/boot/dts/freescale/fsl-imx8mm-evk.dts
&sai3 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_sai3>;
assigned-clocks = <&clk IMX8MM_CLK_SAI3_SRC>,
<&clk IMX8MM_CLK_SAI3_DIV>;
assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
assigned-clock-rates = <0>, <24576000>;
status = "okay";
clock driver :
clk-imx8mm.c\imx\clk\drivers - linux-imx - i.MX Linux kernel
Description of linux audio subsystem can be found in Chapter 7 Audio
attached Linux Manual.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------