NXP’s new 65 V LDMOS technology: designed for ease of use

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

NXP’s new 65 V LDMOS technology: designed for ease of use

NXP’s new 65 V LDMOS technology: designed for ease of use

Demo

Benefits

1. More power – Higher voltage enables higher power density, which helps reduce the number of transistors to combine.
2. Faster development time – With higher voltage, the output power can be increased while retaining a reasonable output impedance.
3. Design Reuse – This impedance benefit also ensures pin-compatibility with current 50 V LDMOS transistors for better scalability.
4. Manageable current level – Higher voltage reduces the current losses in the system.
5. Wide safety margin – The higher breakdown voltage of 182 V improves ruggedness and allows for higher efficiency classes of operation

Products

Training

65 V LDMOS Introduction

Related

IMS MicroApps: The Latest High Voltage LDMOS Technology Delivers Industry’s Highest Output Power in ... 

Other Links

nxp-mrfx-rf-transistors-large.jpg

ラベル(1)
評価なし
バージョン履歴
最終更新日:
‎05-30-2017 02:14 PM
更新者:
NXP Employee