Hi,I try to start MQX 4.1.1 on FRDM64F platform with IRC48M.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Hi,I try to start MQX 4.1.1 on FRDM64F platform with IRC48M.

ソリューションへジャンプ
859件の閲覧回数
qingjunwang
Contributor III

Hi,I try to start MQX 4.1.1 on FRDM64F platform with IRC48M. According to the AN4905 documentation,do the relevant configuration. but each time OS is stopped in PBE mode, wait until external reference clock is selected as MCG output. I am very upset, please expert help, thank you!

ラベル(1)
0 件の賞賛
1 解決策
632件の閲覧回数
qingjunwang
Contributor III

配置MCG为BLPE模式,主频48MHZ,配置成功!

元の投稿で解決策を見る

0 件の賞賛
5 返答(返信)
633件の閲覧回数
qingjunwang
Contributor III

配置MCG为BLPE模式,主频48MHZ,配置成功!

0 件の賞賛
632件の閲覧回数
fengzengyan
Contributor I

hope the freescale official providing the demo for K64 without external crystals on the crystal-less USB operation.

0 件の賞賛
632件の閲覧回数
soledad
NXP Employee
NXP Employee

Hi qingjun wang,


This issue is caused if the board has a different clock configuration. If customer has a different configuration he needs to change the BSP. Attached to this mail, you can find a document that explains how to change the default clock configurations.

Please let me know if this helps!!


Have a great day,
Sol

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

632件の閲覧回数
qingjunwang
Contributor III

Hi soledad!

Faced with my problem, can you help me?

Thank you.

Qingjun Wang

0 件の賞賛
632件の閲覧回数
qingjunwang
Contributor III

Hi soledad! Thank you for you help!

According to your document, I use PE to do the configuration, But still not solve the problem.

PE configuration as follows:

css0.png

css1.png

cc0.png

cc1.png

cc2.png

Add the following content in the _bsp_initialize_hardware(void) functions:

/* SIM_CLKDIV2:USBDIV = 0, USBFRAC = 0*/

SIM_CLKDIV2 = (uint32_t)0x0UL;

/* Configure USB to be clocked from IRC 48MHZ */

SIM_SOPT2_REG(SIM_BASE_PTR) |= SIM_SOPT2_USBSRC_MASK | SIM_SOPT2_PLLFLLSEL(3);

/*Enable USB-OTG IP clocking */

SIM_SCGC4_REG(SIM_BASE_PTR) |= SIM_SCGC4_USBOTG_MASK;

/* Enable IRC48MHZ for USB module*/

USB0_CLK_RECOVER_IRC_EN = 0x03;

/* MCG_C7: OSCSEL = 10*/

MCG_C7 |= 0x2u;

/* USB_CLK_RECOVER_CTRL: CLOCK_RECOVER_EN = 1*/

USB0_CLK_RECOVER_CTRL |= ( 1UL << 7);

The problem is OS stay on the PBE patterns, wait until external reference clock is selected as MCG output or wait until PLL is locked.

Thank you  for your selfless help again!

0 件の賞賛