Emios0_channel20 Interrupt not generating for MPC5777C

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Emios0_channel20 Interrupt not generating for MPC5777C

ソリューションへジャンプ
698件の閲覧回数
shreyassthorat
Contributor I

We are working on MPC5777C hardware and configured ICU(Input capture unit) module (GPIO199) for  detecting falling edge triggering functionality.

The GPIO199 has primary functionality of EMIOS0_channel20 and same we want to use and expecting to trigger the interrupt for the same

This GPIO199 which is used as input is getting toggled and we have observed the same in GPDI199 register

For ICU module  - we are USING SAIC mode and followed this sequence in init sequence

Icu_Init((Icu_ConfigType *)0);
Icu_EnableNotification(0);
Icu_EnableEdgeDetection(0);

please find below code modification done for EMIOS0_CH20- 

During Initialisation  - 

SIU.IMUX5.B.MUXSEL4 = INPUT_MULTIPLEXING_SEL1; /*EMIOS_0 Ch20*/

SIU_PCR(199) = 0x0500;

 

shreyassthorat_0-1646216306748.png

Below are peripheral registers related to EMIOS during freerun

shreyassthorat_2-1646216829542.png

 

shreyassthorat_3-1646216907925.png

 

As you could se FLAG for event is SET but still we are not getting expected interrupt.

Please let me know if any additional information is required.

 

 

 

 

 

0 件の賞賛
1 解決策
672件の閲覧回数
PetrS
NXP TechSupport
NXP TechSupport

Hi,

be sure INTC module if properly initialized and check respective INTC_PSR (should be PSR206) if priority is set and request sent to right processor (PRC_SELn bits). Interrupt priority must be higher then current priority for given core (INTC_CPR_PRCn).

BR, Petr

元の投稿で解決策を見る

2 返答(返信)
644件の閲覧回数
shreyassthorat
Contributor I

Thank you Petr for your solution, Setting higher priority to INTC_PSR(206) resolved the issue.

0 件の賞賛
673件の閲覧回数
PetrS
NXP TechSupport
NXP TechSupport

Hi,

be sure INTC module if properly initialized and check respective INTC_PSR (should be PSR206) if priority is set and request sent to right processor (PRC_SELn bits). Interrupt priority must be higher then current priority for given core (INTC_CPR_PRCn).

BR, Petr