ENGCLK

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

ENGCLK

1,203 次查看
mathias_edman
Contributor III

Hi,

I am working with MPC5777C. I tried to find the drift, accuracy/stability for the engineering clock (engclk) but cannot find it anywhere in the manual. Do you have any information about this?

Regards,

Mathias

标记 (2)
0 项奖励
回复
3 回复数

1,081 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, unfortunately we don't this explicitly specified. An accuracy of this signal is mainly given by source and and jitter of PLL circuits.

What is the way how you want to use this signal? For the purpose of driving clocks to other peripheral there is CLKOUT signal on the device.

0 项奖励
回复

1,081 次查看
mathias_edman
Contributor III

Hi David,

I was planning on driving a LIN device (SJA1124) with the engclk. It will be driven quite slow, so I think it is ok, but just wanted to know if there was any data on the clk itself.

0 项奖励
回复

1,081 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

You can setup ENGCLK source (before ENGCLK divider) to XOSC. In this case an accuracy is actually given by crystal itself, thus I would recommend to use it so.

0 项奖励
回复